Skip to content
This repository was archived by the owner on Feb 23, 2026. It is now read-only.

Add riscv64im-jolt-zkvm-elf target - #20

Merged
igor-laevsky merged 1 commit into
jolt/1.89.0from
igor/rv64im
Sep 8, 2025
Merged

Add riscv64im-jolt-zkvm-elf target#20
igor-laevsky merged 1 commit into
jolt/1.89.0from
igor/rv64im

Conversation

@igor-laevsky

Copy link
Copy Markdown
Collaborator

Atomics and compressed instructions bring considerable complexity into jolt-cpp implementation. We would like to avoid them at least initially. This new target allows us to build jolt examples using simpler instruction set.

cpu: "generic-rv64".into(),

// We claim to support atomics because our target is single threaded and non-preemptive,
// which means that all isntructions are atomic already.

Copy link
Copy Markdown
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

nit: typo in instructions

@igor-laevsky
igor-laevsky merged commit c64578c into jolt/1.89.0 Sep 8, 2025
9 of 17 checks passed
@sagar-a16z
sagar-a16z deleted the igor/rv64im branch September 9, 2025 15:23
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants